




16:1

MASTER TO SLAVE COMMUNICATION










SYSTEM INTERFACE (CONTINUED) **FROM** FIG.10A 1022 -1024~ 1026 -**ENABLE INTERRUPT COMMAND** DISABLE INTERRUPT COMMAND **CLEAR INTERRUPT REQUEST** COMMAND + SET INTERRUPT ENABLE + CLEAR INTERRUPT + CLEAR INTERRUPT BIT IN CSR **ENABLE BIT IN CSR** REQUEST BIT IN CSR 1002 -1002 -1002 -MAIN MAIN MAIN 1028 -MESSAGE COMMAND + GET DATA FROM FIFO 1032 1030 -READ/WRITE INTERNAL YES MATCHED **FUNCTION COMMAND ADDRESS** NO 1034 -SEND COMMAND DATA INTO MICROCONTROLLER BUS TO COMMUNICATE WITH ANOTHER PIC 1002 -MAIN

FIG. 10B



CHASSIS CONTROLLER (CONTINUED)









FIG. 13



CPU A (CONTINUED)






FIG. 14B








FIG. 17

SYSTEM RECORDER




FIG. 18